4 BRS 64	,	3 BRS 7	2 BRS 12	Type Hits	
	BRS 64 circuit same delay same loop and (hdl or vhdl)	circuit same latency same loop and (hdl or vhdl)	circuit same latency same loop and (hdl or vhdl)	Search Text	
	USPAT: DERWENT	1JSPAT: DER WENT 2002/05/06 14:10	USPAT: US-PC	DBs	
BRS 10 circuit same delay same loop and (hdl or vhdl) and pipeline USPAT. DER WENT 2003/05/06 14.11	2003/05/08 14:08	2002/05/00 14:10	2003/05/08 14:10	Time Stomp	

	Туре	Hits	Search Text	DBs	Time Stamp
თ	BRS	5	lock same step same consistency same check	USPAT; US-PGPUB; DERWENT	2003/05/12 11:10
7	BRS	593	lock same step same controller and code	USPAT; US-PGPUB; DERWENT	2003/05/12 11:10
œ	BRS	41	lock same step same controller and code and emulator	USPAT; US-PGPUB; DERWENT	2003/05/12 11:10
9	BRS	66	lock same step same consistency	USPAT; US-PGPUB; DERWENT	2003/05/12 11:10
10	BRS	24	lock same step same consistency and controller and code	USPAT; US-PGPUB; DERWENT	2003/05/12 14:17
25	BRS	425	latency same delay same pipeline	USPAT; US-PGPUB; DERWENT	2003/05/29 15:49
26	BRS	39	latency same delay same pipeline and initiation	USPAT; US-PGPUB; DERWENT	2003/05/30 09:08

	Comments	Error Definition	Errors
თ			
7			0
00			0
9			0
10			0
25			0
26			0

18



> home | > about | > feedback | > login US Patent & Trademark Office

Citation

European Design Automation Conference >archive Proceedings of the conference on European design automation conference >toc 1994, Grenoble, France

A VHDL-based design methodology: the design experience of a high performance ASIC chip

Authors

Maurizio Valle Daniele Caviglia Marco Cornero Giovanni Nateri Luciano Briozzo 144

Sponsor

SIGDA: ACM Special Interest Group on Design Automation

Publisher

IEEE Computer Society Press Los Alamitos, CA, USA

Pages: 664 - 669 Series-Proceeding-Article Year of Publication: 1994 — Seriem Policy

ISBN:0-89791-685-9

> full text > index terms > peer to peer

> Discuss

> Similar

> Review this Article

Save to Binder

> BibTex Format

↑ FULL TEXT:

→ Access Rules

📆 pdf 565 KB

♠ INDEX TERMS

Primary Classificati n:

B. Hardware

S B.7 INTEGRATED CIRCUITS





> home > about | > feedback | > login US Patent & Trademark Office

Citation

European Design Automation Conference >archive Proceedings of the conference on European design automation conference >toc 1994, Grenoble, France

Scheduling of behavioral VHDL by retiming techniques

Authors

N. Wehn

J. Biesenack

Peter Duzy

T. Langmaier

M. Münch

Michael Pilsl

S. Rumler

Sponsor

SIGDA: ACM Special Interest Group on Design Automation

Publisher

IEEE Computer Society Press Los Alamitos, CA, USA

Pages: 546 - 551 Series-Proceeding-Article

Year of Publication: 1994

ISBN:0-89791-685-9

> full text > index terms > peer to peer

> Discuss

-> Similar

> Review this Article

Save to

Binder

> BibTex Format

↑ FULL TEXT:

Access Rules

🔞 pdf 642 KB

♠ INDEX TERMS

Primary Classificati n:

B. Hardware

← B.6 LOGIC DESIGN





> home | > about | > feedback | > login US Patent & Trademark Office

		8				

Annual ACM IEEE Design Automation Conference >archive Proceedings of the 28th conference on ACM/IEEE design automation conference >toc 1991, San Francisco, California, United States

Scheduling for functional pipelining and loop winding

Authors

Cheng-Tsung Hwang Yu-Chin Hsu Youn-Long Lin

Sponsors

SIGDA: ACM Special Interest Group on Design Automation

IEEE-CS: Computer Society

Publisher

ACM Press New York, NY, USA

Pages: 764 - 769 Series-Proceeding-Article

Year of Publication: 1991 / 100 ISBN:0-89791-395-7

http://doi.acm.org/10.1145/127601.127766 (Use this link to Bookmark this page)

> full text > index terms > peer to peer

> Discuss

> Similar

> Review this Article

Save to

Binder

> BibTex Format

↑ FULL TEXT: See Access Rules

🔞 pdf 694 KB

↑ INDEX TERMS

Primary Classification:

F. Theory of Computation



> home > about : > feedback > login
US Patent & Trademark Office

Citation

Annual ACM IEEE Design Automation Conference >archive Proceedings of the 29th ACM/IEEE conference on Design automation conference >toc 1992, Anaheim, California, United States

High-level synthesis from VHDL with exact timing constraints

Authors

A. Stoll

P. Duzy

Sponsors

EDAC: Electronic Design Automation Consortium

IEEE-CS: Computer Society IEEE-CAS: Circuits & Systems

SIGDA: ACM Special Interest Group on Design Automation

Publisher

IEEE Computer Society Press Los Alamitos, CA, USA

Pages: 188 - 193 Series-Proceeding-Article

Year of Publication: 1992

ISBN:0-89791-516-X

> full text > index terms > peer to peer

> Discuss

> Similar

> Review this Article

Save to Binder

> BibTex Format

→ FULL TEXT: See Access Rules

🔯 pdf 744 KB

↑ INDEX TERMS

Primary Classification:

B. Hardware

♣ B.5 REGISTER-TRANSFER-LEVEL IMPLEMENTATION



> home | > about | > feedback | > login US Patent & Trademark Office

Citation

Annual ACM IEEE Design Automation Conference >archive Proceedings of the 28th conference on ACM/IEEE design automation conference >toc 1991, San Francisco, California, United States

CHOP: A constraint-driven system-level partitioner

Authors

Kayhan Kükçakar Alice C. Parker

Sponsors

SIGDA: ACM Special Interest Group on Design Automation

IEEE-CS: Computer Society

Publisher

ACM Press New York, NY, USA

Pages: 514 - 519 Series-Proceeding-Article

Year of Publication: 1991 ISBN:0-89791-395-7

http://doi.acm.org/10.1145/127601.127724 (Use this link to Bookmark this page)

> full text > index terms > peer to peer

> Discuss

> Similar

> Review this Article

Save to Binder

> BibTex Format

→ FULL TEXT: See Access Rules

📆 pdf 678 KB

♠ INDEX TERMS

Primary Classificati n:

- J. Computer Applications
- → J.6 COMPUTER-AIDED ENGINEERING

ØIEEE HEER HOME : SEARCH HEER & SHOP & WEB ACCOUNT & CONTACT HEER Publications/Services Standards Conferences Careers/Joba Welcome (e)(e)(e United States Patent and Trademark Office Search Results ∇ FAO Terms IEEE Quick Links Peer Review Welcome to IEEE Xplore Your search matched 1 of 942182 documents. C)- Home O- What Can A maximum of 1 results are displayed, 15 to a page, sorted by Relevance in descending | Access? O- Log-out You may refine your search by editing the current search expression or entering a new one Tables of Contents the text box. Then click Search Again. Journals & Magazines formal approach to the scheduling problem O- Conterence Proceedings Search Again Or Standards Results: Search Journal or Magazine = JNL Conference = CNF Standard = STD O- By Author O- Basic 1 A formal approach to the scheduling problem in high level O- Advanced synthesis Member Services Hwang, C.-T.; Lee, J.-H.; Hsu, Y.-C.; O- Join IEEE Computer-Aided Design of Integrated Circuits and Systems, IEEE O- Establish IEEE Transactions on , Volume: 10 Issue: 4 , Apr 1991 Web Account Page(s): 464 -475 O- Access the IEEE Member Digital Library [Abstract] [PDF Full-Text (980 KB)] IEEE JNL A Print Format

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ | Terms | Back to Top



�IEEE JEER HOME : SEARCH JEER ! SHOP ! WEB ACCOUNT ! CONTACT JEER Careers/Joba Publications/Rervices Standards Conferences Welcome United States Patent and Trademark Office Search Results ₹ Help FAO Terms IEEE Quick Links Peer Review Welcome to IEEE Xplores Your search matched 1 of 942182 documents. O- Home O- What Can A maximum of 1 results are displayed, 15 to a page, sorted by Relevance in descending | Access? O- Log-out You may refine your search by editing the current search expression or entering a new one Tubles of Contents the text box. Then click **Search Again**. O- Journals & Magazines generating pipelined datapaths using reduction techniques Conference Search Again **Proceedings** O- Standards Results: Search Journal or Magazine = **JNL** Conference = **CNF** Standard = **STD** O- By Author O- Basic 1 Generating pipelined datapaths using reduction techniques O- Advanced to shorten critical paths Member Servicas Lobo, D.A.; Pangrle, B.M.; Design Automation Conference, 1992. EURO-VHDL '92, EURO-DAC Join IEEE O- Establish IEEE '92. European , 7-10 Sep 1992 Web Account Page(s): 390 -395 · Access the IEEE Member **Digital Library** A Print Format [Abstract] [PDF Full-Text (612 KB)] IEEE CNF

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ | Terms | Back to Top




�IEEE ieee home : Search ieee | Shop | Web account | Contact ieee Careers/Joba Publications/Services Standards Conferences Welcome United States Patent and Trademark Office RELEASE 14 » Search Results $\overline{\mathbf{z}}$ FAQ Terms IEEE Quick Links Peer Review Welcome to IEEE Xplore Your search matched 1 of 942182 documents. O- Home O- What Can A maximum of 1 results are displayed, 15 to a page, sorted by Relevance in descending | Access? O- Log-out You may refine your search by editing the current search expression or entering a new one Tables of Contents the text box. Then click Search Again. O- Journals & Magazines chippe: a system for constraint driven behavioral synthesis O- Conference Proceedings Search Again > Standards Results: Search Journal or Magazine = JNL Conference = CNF Standard = STD O- By Author O- Basic 1 Chippe: a system for constraint driven behavioral synthesis O- Advanced Brewer, F.; Gajski, D.D.; Member Services Computer-Aided Design of Integrated Circuits and Systems, IEEE Join IEEE Transactions on , Volume: 9 Issue: 7 , Jul 1990 O- Establish IEEE Page(s): 681 -695 Web Account - Access the IEEE Member Digital Library [Abstract] [PDF Full-Text (1416 KB)] IEEE JNL A Print Format

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ | Terms | Back to Top



HEER HOME : SEARCH	HIEEE I SHOP I WEB ACCOUNT I GO	VIACT IEEE	♦IEEE
Membership Public	rations/Services Standards Conference	s Careers/Joba	
	Xplore	Welcome United States Patent and Trade	mark Office
Help FAO Terr Peer Review	IS IEEE Quick Links	Ţ.	» Search Results
O-What Can I Access?	Your search matched 1 of 942182 of A maximum of 1 results are displayed order.	documents. ed, 15 to a page, sorted by Relevan ong the current search expression or e	
Indirect Poments Journals & Magazines Conference Proceedings Standards	the text box. Then click Search Again . vhdl as input for high-level synthe Search Again	sis	
Search	Results: Journal or Magazine = JNL Confere	ence = CNF Standard = STD	
O- By Author O- Basic O- Advanced Coults & Success O- Join IEEE O- Establish IEEE Web Account	1 VHDL as input for high- Camposano, R.; Saunders, L Design & Test of Computers Page(s): 43 -49		1ar 1991
Access the IEEE Member Digital Library	[Abstract] [PDF Full-Text (816 KB)] IEEE JNL	


Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ | Terms | Back to Top



ØIEEE

ieee home : Search ieee | Shop | Web account | Contact ieee Publications/Services Standards Canferences Welcome United States Patent and Trademark Office RELEASE 14 Search Results 7 Terms IEEE Quick Links Peer Review Welcome to IEEE Xplorer Your search matched 1 of 942182 documents. O- Home 🕒 Wast Can A maximum of 1 results are displayed, 15 to a page, sorted by Relevance in descending I Access? O- Log-out You may refine your search by editing the current search expression or entering a new one Tables of Contents the text box. Then click **Search Again**. O- Journals & Magazines asic design using the high-level synthesis system callas O- Conference Proceedings Search Again Cr Standards Results: Search Journal or Magazine = JNL Conference = CNF Standard = STD O- By Author Or Basic ${f 1}$ ASIC design using the high-level synthesis system CALLAS: a O- Advanced case study Member Services Koster, M.; Geiger, M.; Duzy, P.; Computer Design: VLSI in Computers and Processors, 1990. ICCD O- Join IEEE O- Establish IEEE '90. Proceedings., 1990 IEEE International Conference on , 17-19 Sep Web Account 1990 O- Access the Page(s): 141 -146 IEEE Member Digital Library 📇 Print Format [Abstract] [PDF Full-Text (536 KB)] IEEE CNF

> Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ| Terms | Back to Top



A Print Format


�IEEE ieee home : search ieee | shop | web account | contact ieee Careers/Joba Publications/Services Standards Conferences Welcome United States Patent and Trademark Office RELEASE 14 » Search Results 7 Terms IEEE Quick Links FAQ Peer Review Welcome to IEEE Xplore* Your search matched 1 of 942182 documents. O- Home O- What Can A maximum of 1 results are displayed, 15 to a page, sorted by Relevance in descending I Access? C Log-out You may refine your search by editing the current search expression or entering a new one Tables of Contents the text box. Then click **Search Again**. O- Journals & Magazines lower bounds on the iteration time and the number of resources Conference **Proceedings** Search Again C> Standards Results: Search Journal or Magazine = JNL Conference = CNF Standard = STD O- By Author O-Basic 1 Lower bounds on the iteration time and the number of Advanced resources for functional pipelined data flow graphs Member Services Hu, Y.; Ghouse, A.; Carlson, B.S.; O- Join IEEE Computer Design: VLSI in Computers and Processors, 1993. ICCD O- Establish IEEE '93. Proceedings., 1993 IEEE International Conference on , 3-6 Oct Web Account 1993 O- Access the Page(s): 21 -24 IEEE Member Digital Library

[Abstract] [PDF Full-Text (356 KB)] IEEE CNF

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ | Terms | Back to Top



A Print Format



Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ| Terms | Back to Top





> home | > about | > feedback | > login US Patent & Trademark Office

	ilts	

Search Results for: [scheduling using behavioral templates] Found 15 of 110,178 searched. Rerun within the Portal

Search within Results

)

> Advanced Search | > Search Help/Tips

Sort by: Title Publication Publication Date Score Binder

Results 1 - 15 of 15 short listing

1 Scheduling using behavioral templates for 101-106 82%
Tai Ly , David Knapp , Ron Miller , Don MacMillen
Proceedings of the 32nd ACM/IEEE conference on Design automation
conference January 1995

Time

2 System partitioning and timing analysis: A strongly polynomial-time algorithm for over-constraint resolution: efficient debugging of timing constraint violations

Ali Dasdan

Proceedings of the tenth international symposium on Hardware/software codesign May 2002

A system of binary linear constraints or difference constraints (SDC) contains a set of variables that are constrained by a set of unary or binary linear inequalities. In such diverse applications as scheduling, interface timing verification, real-time systems, multimedia systems, layout compaction, and constraint satisfaction, SDCs have successfully been used to model systems of both temporal and spatial constraints. Formally, SDCs are modeled by weighted, directed (constraint) graphs. The cons ...

3 Instruction generation for hybrid reconfigurable systems

R. Kastner , A. Kaplan , S. Ogrenci Memik , E. Bozorgzadeh ACM Transactions on Design Automation of Electronic Systems (TODAES) October 2002

Volume 7 Issue 4

Future computing systems need to balance flexibility,

77%

77%

Jacob, Rebecca (ASRC)

From:

STIC-ILL

Sent:

Monday, May 12, 2003 11:11 AM

To:

Jacob, Rebecca (ASR 3)

Subject:

FW: ILL order

----Original Message----

From:

Bates, Darcy

Sent:

Monday, May 12, 2003 11:01 AM

To:

STIC-ILL

Cc:

Harrison, Jeff; Blalock, Derrick (ASRC); Sp. ckhard, Irina (ASRC); Fagbohunka, Bode (ASRC); Thompson, Annette

Subject:

ILL order

Hi,

We do not have the following item in STIC. Please order this item for Annette Thompson, CP3-3E06.

ILL Ordering Information

Date Needed<5-14-03>

Art Unit or Location <2825>

Telephone Number <305-7441>

Case # < 09/590,584>

AU: W. Glunz and G. Umbreit

TI: VHDL for High-Level Synthesis of Digital S /stems

Source: Proceedings of conference as follows fro n Dialog 165, Eventline: EVENT TITLE: 1st European Working Conference on VHDL Methods

EVENT DATE(S): September 4-7, 1990

Inst. Mediterraneen de Techn. HOST SITE:

EVENT CITY: Marseille **EVENT COUNTRY: France** ORGANIZER: Siemens

Petra Michel

A.G. Dept. ZFE ISEAI Otto Hahn Ring 6 Munich 83 FRG

Note: We have searched for more detailed citition information, this is all we could find.

Thank you,

Darcy Bates

EIC 2800 Technical Information Specialist

U.S. Patent & Trademark Office

Email: STIC-EIC2800 (703)306-5419

dbates@uspto.gov

445361

OCIC-D Dialog-0 Cas 5/14/03 - NO BRID tridoe 5/15